



- (51) **International Patent Classification⁷:** **H01L 23/48**, 29/06

(21) **International Application Number:** PCT/US2003/040003

(22) **International Filing Date:** 16 December 2003 (16.12.2003)

(25) **Filing Language:** English

(26) **Publication Language:** English

(71) **Applicant (for all designated States except US):** **INTERNATIONAL BUSINESS MACHINES CORPORATION** [US/US]; New Orchard Road, Armonk, NY 10504 (US).

(72) **Inventors; and**

(75) **Inventors/Applicants (for US only):** **HE, Zhong-Xiang** [US/US]; 25 Tamarack Drive, Essex Junction, VT 05452 (US). **JOSEPH, J., Alvin** [IN/US]; 109 Coyote Lane, Williston, VT 05495 (US). **ORNER, A., Bradley** [US/US]; 539 North Harbor Road, Colchester, VT 05446 (US). **RAMACHANDRAN, Vidhya** [IN/US]; 80 Spring Street, #3A, Ossining, NY 10562 (US). **ST. ONGE, A., Stephen** [US/US]; 94 Poor Farm Road, Colchester, VT 05446 (US). **WANG, Ping-Chuan** [—/US]; 52 Clearview Circle, Hopewell Junction, NY 12533 (US).


(74) **Agent:** **GIBB, W., Frederick**; McGinn & Gibb, PLLC, 2568-A Riva Road, Suite 304, Annapolis, MD 21401 (US).

(81) **Designated States (national):** AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.

(84) **Designated States (regional):** ARIPO patent (BW, GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE,

[Continued on next page]

- (54) Title:** BIPOLAR AND CMOS INTEGRATION WITH REDUCED CONTACT HEIGHT



- (S7) Abstract:** Disclosed is a method and structure for an integrated circuit structure that includes a plurality of complementary metal oxide semiconductor (CMOS) transistors (116) and a plurality of vertical bipolar transistors (118) positioned on a single substrate (110). The vertical bipolar transistors (118) are taller devices than the CMOS transistors (116). In this structure, a passivating layer (112) is positioned above the substrate (110), and between the vertical bipolar transistors (118) and the CMOS transistors (116). A wiring layer (120) is above the passivating layer (112). The vertical bipolar transistors (118) are in direct contact with the wiring layer (120) and the CMOS transistors (116) are connected to the wiring layer (114) by contacts extending through the passivating layer (112).



SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

— *with international search report*

Declaration under Rule 4.17:

— *of inventorship (Rule 4.17(iv)) for US only*

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.